Agilent Technologies N4962A Podręcznik Użytkownika Strona 28

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 88
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 27
System Details and Performance Specifications
28
Serial BERT 12.5 Gb/s User Guide
Figure 6. N4962A block diagram PRBS generator
The PRBS output bit stream is amplified by an adjustable gain stage. The
output amplitude ranges from 300 mV pp to 1800 mV pp per output (0.6 V pp to
3.6 V pp differential) in 10 mV pp increments.
The amplified PRBS output signal is available from the single-ended or
differential 2.92 mm K-connector OUT/OUT¯¯¯connectors on the front panel. The
PRBS generator also generates a pattern trigger output, available from Pat
TrigO on the back panel, which changes state after 32 complete PRBS bit
streams have been generated. Pat TrigO has a frequency equal to
(clock_rate) / (32 * bit_pattern_length). Users of Pat TrigO should verify that its
output is a square wave in order to ensure proper pattern triggering.
Table 6. Parameters for N4962A PRBS generator (OUT, OUT¯¯¯)
Data rate
0.5 to 12.5 Gb/s
PRBS patterns 2
n
1, n=7, 10, 15, 23, 31
Mark space density 1/2, 1/4, 1/8
Pattern invert
available for all patterns
Error injection
selectable uniform rate
Error injection rates
1 x10
n
errors per second, n = 1, 2, 3, 4, 5, 6, 7
Data output amplitude 300 to 1800 mV pp (single-ended)
Data output amplitude resolution 10 mV
Data output jitter 1.1 ps rms typical at 10 Gb/s
Data output rise/fall time (20% to 80%)
18 ps typical, 23 ps maximum
Data output external interface
(May be operated single end without unused output
terminated into 50 Ω.)
TXCKI Clock input frequency range 0.5 to 12.5 GHz
TXCKI Clock input amplitude range 0 to +10 dBm (630 mV pp to 2 V pp)
TXCKI Clock input external interface
AC coupled, 50 Ω nominal, female SMA
Przeglądanie stron 27
1 2 ... 23 24 25 26 27 28 29 30 31 32 33 ... 87 88

Komentarze do niniejszej Instrukcji

Brak uwag