Agilent Technologies EXG Podręcznik Użytkownika Strona 310

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
Przeglądanie stron 309
296 Agilent X-Series Signal Generators User’s Guide
BERT (Option UN7)
Bit Error Rate Tester–Option UN7
Gate Delay Function in the Clock Mode
To use this function, the clock must be set to continuous mode.
In this example, the clock is used to delay the gate function. The clock of the internal error detector
was gated by the gate signal which is delayed by two clocks.
Figure 11- 6 shows that CH0 and CH1
are the input of the clock and data from the rear panel input connectors of UN7. CH2 is the gated
clock through the AUX I/O connector.
Figure 11-6
CH0: BER CLK IN (rear panel BNC connector labeled BB TRIG 1)
CH1: BER GATE IN (rear panel BNC connector labeled BB TRIG 2)
CH2: BER TEST OUT (pin 17 of AUX I/O connector)
CH1
CH2
CH0
Przeglądanie stron 309
1 2 ... 305 306 307 308 309 310 311 312 313 314 315 ... 425 426

Komentarze do niniejszej Instrukcji

Brak uwag