Agilent Technologies N5980A Instrukcja Użytkownika

Przeglądaj online lub pobierz Instrukcja Użytkownika dla Multimetry Agilent Technologies N5980A. Smartest Characterization and Compliance Agilent J Instrukcja obsługi

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 18
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 0
Automated jitter tolerance
compliance and characterization
Calibrated jitter composition
Integrated into one box
Compliant to latest serial bus
standards
Smartest Characterization and
Compliance
Key Capabilities:
Integrated and calibrated jitter sources: PJ, SJ, RJ,
BUJ, ISI and sinusoidal interference
Jitter tolerance testing: PCI Express
®
, SATA, Fibre
Channel, FB-DIMM, CEI, 10 GbE, XFP/XFI
Quick eye masks and BER contours
Bit recovery mode for analyzing undeterministic
patterns
SSC generation
CDR with tunable loop bandwidth for compliant
measurements for all data rates
Pattern sequencer and capture to simplify the
handling of complex data patterns
Subrate clock outputs
Pattern generator options
All options upgradable
Version 3.1
New: Fastest Jitter Tolerance Results
(SW 4.5)
New: Pattern Generator
(options G07 and G13)
Includes specifications for tunable CDR
(options CTR, UTR)
Agilent J-BERT N4903A
High-Performance Serial BERT
with Complete Jitter Tolerance
Testing
7 Gb/s and 12.5 Gb/s
Data Sheet
Przeglądanie stron 0
1 2 3 4 5 6 ... 17 18

Podsumowanie treści

Strona 1 - Data Sheet

Automated jitter tolerance compliance and characterizationCalibrated jitter compositionIntegrated into one box Compliant to latest serial bus standard

Strona 2

Table 13: Specification for the clock inputFrequency range 150 MHz to 12.5 GHz(option C13)150 MHz to 7 GHz(option C07)Amplitude 100 mV to 1.2 VSampli

Strona 3 - Applications

Table 15: Specifications for tunable loop bandwidth (only foroption CTR, UTR)Tunable loop bandwidth 500 kHz to 12 MHz for data rates 1.46 Gb/s to 12.

Strona 4 - Jitter Tolerance Tests

12 J-BERT N4903A High-Performance Serial BERT Data SheetTable 16: Specifications for trigger outputClock divider 4, 8, 16 up to 11 Gb/s32, 40, 64, 128

Strona 5 - User Interface

=UIFigure 22: Periodic jitter maximum for datarates ~ 3.375 Gb/susing the 500 ps delay line.J-BERT N4903A High-Performance Serial BERT Data SheetPerio

Strona 6

BUJ calibration datarate for PRBS filtersetting PRBS generatorCEI 6G 1.1 Gb/s PRBS 29-1 100 MHzCEI 11G 2 Gb/s PRBS 211-1 200 MHzGaussian

Strona 7

Table 26: Specifications for sinusoidal interference (SI)Amplitude 1)0 to 400 mV common mode, single ended and differential (differential amplitude 0

Strona 8

J-BERT N4903A High-Performance Serial BERT Data SheetTable 27: General mainframe characteristicsFigure 28: Rear panel viewDisplay8" color LCD tou

Strona 9 - Patterns

J-BERT N4903A High-Performance Serial BERT Includes 5x 50 Ω SMA terminations, 6x adapter SMAfemale to 2.4 mm male, USB cable, commercial cali-bration

Strona 10 - Specifications-Error Detector

® PCI Express is a registered trademark of PCI-SIG.Remove all doubtOur repair and calibration services will get your equipment backto you, performing

Strona 11

J-BERT N4903A High-Performance Serial BERT Data SheetTable 1: Serial BERT applications and selection guideDevice under test Typical requirements Recom

Strona 12

Available J-BERT configurationsBERT pattern generator and error detector,including built-in CDRBERT 150 Mb/s to 12.5 Gb/s N4903A-C13BERT 150 Mb/s to

Strona 13

J-BERT N4903A High-Performance Serial BERT Data Sheet4Figure 1: Manual jitter composition. This allows a combinationof jitter types to be injected.Jit

Strona 14

J-BERT N4903A High-Performance Serial BERT Data SheetFigure 5: Spectral jitter decomposition for debugging jitter sources in a design.Figure 6: Eye co

Strona 15

Figure 8: Bit recovery mode for analyzing non-deterministic traffic.6 J-BERT N4903A High-Performance Serial BERT Data SheetBit recovery mode (option A

Strona 16 - Mainframe Characteristics

Table 2: Output characteristics for J-BERT N4903A generator. Alltiming parameters are measured at ECL levels.Range of operation 150 Mb/s to 12.5 Gb/s

Strona 17 - Order Instructions

Table 7: Specifications for subrate clock outputDivider factors n = 2,3…128Levels High: + 0.5 V Low: --0.5 V typicalTransition times 35 ps typicalInte

Strona 18 - Related Literature Pub. No

Table 10: Specifications for auxiliary inputLevels TTL compatibleInterface DC coupled, 50 Ω nominalConnector SMA femaleJ-BERT N4903A High-Performance

Komentarze do niniejszej Instrukcji

Brak uwag